NOTICE: The Processors Wiki will End-of-Life on January 15, 2021. It is recommended to download any files or other content you may need that are hosted on processors.wiki.ti.com. The site is now set to read only.
Talk:DM36x to DM368 NAND UBL porting guide
For technical support please post your questions at http://e2e.ti.com. Please post only comments about the article DM36x to DM368 NAND UBL porting guide here.
According to the DDR2 that EVM use,T_XSRD in SDTIMR2 should be "01000010" (T_XSRD=t_xsrd/tck-1=200/3-1=66). But in this configuration, it is "11000111". Anyone please tell me why.
--Ngclj 20:34, 15 November 2010 (CST)