NOTICE: The Processors Wiki will End-of-Life on January 15, 2021. It is recommended to download any files or other content you may need that are hosted on processors.wiki.ti.com. The site is now set to read only.
SitaraWare 01.00.00.09 Release Notes
IMPORTANT - The content of this page is due to change quite frequently and thus the quality and accuracy are not guaranteed until this message has been removed. For suggestion/recommendation, please send mail to your local FAE. |
---|
Contents
- 1 SitaraWare Version 01.00.00.09
- 1.1 Document License
- 1.2 Introduction
- 1.3 What is Supported
- 1.4 What is Not Supported
- 1.5 New in this Release
- 1.6 Fixed in this release
- 1.7 Known Issues / Limitations
- 1.8 Installation and Usage
- 1.9 Upgrade and Compatibility Information
- 1.10 Dependencies
- 1.11 Device Support
- 1.12 Validation Information
- 1.13 Technical Support and Product Updates
SitaraWare Version 01.00.00.09[edit]
Release Notes
July 7, 2011
Document License[edit]
This work (document) is licensed under the Creative Commons Attribution-Share Alike 3.0 United States License. To view a copy of this license, visit http://creativecommons.org/licenses/by-sa/3.0/us/ or send a letter to Creative Commons, 171 Second Street, Suite 300, San Francisco, California, 94105, USA.
Introduction[edit]
SitaraWare 01.00.00.09 provides no-OS platform support for AM1808 based Logic PD Evaluation Module. SitaraWare 01.00.00.09 provides Device Abstraction Layer libraries and peripheral/board level sample/demo examples that demonstrate the capabilities of the UART, I2C, Timer, GPIO, SPI, LCD, LIDD, Ethernet, McASP, USB, EHRPWM and RTC peripherals of AM1808.
What is Supported[edit]
- Tool Chain
- Code Sourcery GCC for arm-none-eabi - v2009q1 arm-none-eabi
- IAR Embedded Workbench for ARM 6.10
- TI TMS470 ARM Code Generation Tools - v4.6.4 (CCS v5.0.2.00006)
(TMS470 tool chain usage has certain limitations as explained in Known Issues section below)
- SitaraWare Boot Loader
- Standalone Applications running from DDR
- Driver APIs for the peripherals/devices
- GPIO
- I2C
- RTC
- SPI
- EDMA
- Raster LCD
- LIDD
- Timer
- UART
- EMAC
- MDIO
- LAN8710A
- LIDD
- McASP
- EHRPWM
- USB (HID, CDC & MSC)
- APIs for configuring MMU and Cache
- Support for both IRQ and FIQ handling
- Support for Switching between privileged and non-privileged modes of ARM
- lwIP port for AM1808
- Sample Applications to demonstrate the usage of
- GPIO
- I2C in interrupt mode of operation
- I2C in DMA mode of operation
- RTC
- SPI in interrupt mode of operation
- SPI in DMA mode of operation
- Raster LCD
- LIDD
- Timer as normal timer
- Timer as Watchdog Timer
- UART in interrupt mode of operation
- UART in DMA mode of operation
- Ethernet with a sample http server
- Ethernet with a sample echo server
- McASP in DMA mode of operation
- Cache/MMU
- Graphics Library
- EHRPWM
- USB in HID device mode
- USB in CDC device mode
- USB in MSC device mode
- Demo applications for graphics library (including the grlib demo that was demonstrated in StellarisWare) including a Maze game.
- Out-of-box demo Application which demonstrates the peripherals GPIO, I2C, RTC, SPI, LCD, Timer, McASP, Ethernet, TouchScreen and UART
What is Not Supported[edit]
- Nesting of interrupts within host interrupts
- One IRQ cannot pre-empt another IRQ
- One FIQ cannot pre-empt another FIQ
- Applications using standard malloc/calloc
- SitaraWare 01.00.00.09 Startup Code does not call any library hence does not perform initializations required for malloc/calloc.
- Peripherals or features not mentioned as part of "What is Supported" section are not supported
New in this Release[edit]
- CPDMA mode implementation for USB transfers in device mode
Fixed in this release[edit]
Issue Identifier | Issue Description | Issue Resolution |
---|---|---|
SDOCM00081937 | MDIO: The MDIOPhyRegWrite(..) API wrongly used the phy address value for the phy register number field during phy register writes via the USERACCESS register. | The error has been fixed. The phy address and the phy register nummber are now correctly used. |
SDOCM00082204 | EMAC: The Rx/Tx pulse enable and disable APIs wrongly used the parameters meant for core and channel. | The error has been fixed. The core and channel parameters are properly used to disable/enable routing of interrupts from a channel to appropriate core |
SDOCM00082205 | Cache APIs: APIs for clean/flush of cache lines for a buffer of certain length not present. | New APIs have been provided to clean/flush the cache lines for a buffer of certain length |
SDOCM00082209 | Consistent usage of unsigned int for 32-bit values in the DAL | All unsigned long data type has been changed to unsigned int data type, to remain consistent across the Device Abstraction layer. This does not, however, functionally affect the application since on AM1808 unsigned int and unsigned long are of the same size |
SDOCM00082211 | Typo errors were corrected | The typo errors were corrected. The changes are, RasterFIOFDMADelayConfig has been changed to RasterFIFODMADelayConfig. RasterVparamConfigure has been changed to RasterVparamConfig to be consistent with RasterHparamConfig. Return value comment corrected for I2CInterruptVectorGet. I2CSlaveDataPut prototype added instead of repeated I2CMasterDataPut. |
SDOCM00082238 | Cache mmu example modification to consider the fact that ARM9 uses read-allocate-cache policy | Since ARM9 uses a read allocate cache line, for consistent working and proper demonstration, the cache example has been modified to do dummy read of the buffer used, to ensure buffer is cached. Please refer to the cache section of the user guide for more details on the example flow |
SDOCM00082302 | C functions with assembly only statements need modification in TMS470 (CGT/CCS) projects | The cp15.c contains C functions with assembly only statements. This may not work always, since TMS470 toolchain does not guarantee that arguments to such functions will always be passed in R0-R3.Hence these functions are modified to be assembly routines. |
SDOCM00082361 | bit-band operation updated |
USB: bit-banding is specific to the ARM CPU. This is specific to the Cortex-M3 and not for ARM9. Since the code is ported from StellarisWare to SitaraWare which is ARM9 based the code has to be updated to use conventional bit-wise operations. |
Known Issues / Limitations[edit]
Issue Identifier | Issue Description | Workaround |
---|---|---|
SDOCM00079812 | Ethernet: enet_lwip example application hangs if the optimization level is O1 - in code sourcery tool chain context and when using IAR tool chain. This issue is observed only in certain networks. The issue is that the DHCP ACK messages are not recieved. This is under investigation | In case of Code Sourcery GCC tool chain use O2 or O0 optimization |
SDOCM00080255 | Unaligned memory accesses results in erroneous behaviour when binaries are generated using TMS470 tool chain. This is because the TMS470 does not support packed attributes for structures. This issue us evident when using ethernet or USB examples where the pointer/address alignment may be adjusted dynamically while parsing/dropping headers at different layers of the IP stack. In case of Out-of-box demo (built by TMS470 ARM tool chain) ethernet cannot be used, and hence do not connect the ethernet cable. also, the USB component of the demo does not work | TMS470 cannot be used on such cases. If possible please migrate to CodeSourcery GCC tool chain supported herein |
SDOCM00082376 | During TX transaction CPPI 4.1 DMA GRNDS mode fails if the chunk data size is > 512 bytes. The USB logs always shows a turn around error at 1042 bytes. This issue is being investigated | Please configure the chunk size 512 bytes |
SDOCM00082387 | The USB MSC example executable built via IAR takes a long time to download. After downloading it does not work. NOTE: This is issue is observed only when the USB/MSC executable is downloaded via IAR. If the same USB/MSC IAR executable is dowloaded via CCS or flash tested, no downloading or working issues are seen. This issue needs to be investigated along with the IAR team |
Please use other IDE's like CCS to download and debug the executable |
- Flashing through Serial Flasher only supported on a Windows host.
- If the code sourcery installation path contains white spaces, Cygwin may give errors while linking.
- The Serial Flasher sfh_OMAP-L138.exe mandates that the application and bootloader images have to be flashed together. There is no option in sfh_OMAP-L138.exe to flash only the application.
Installation and Usage[edit]
- For jump-start refer to Quick Start Guide
- For detailed instructions refer to Getting Started Guide
Upgrade and Compatibility Information[edit]
Currently no upgrades are available.
Dependencies[edit]
Refer to Host Platform Requirements of the User Guide
Device Support[edit]
SOCs Supported:
- AM1808
EVMs Supported:
- AM1808 based Logic PD Evaluation Module
Validation Information[edit]
None.
Technical Support and Product Updates[edit]
For further information or to report any problems, contact sitaraware_support@list.ti.com