NOTICE: The Processors Wiki will End-of-Life on January 15, 2021. It is recommended to download any files or other content you may need that are hosted on processors.wiki.ti.com. The site is now set to read only.
DA8xx Schematic Review
Contents
Schematic review
[edit]
This page describes for typical schematic review points of hardware design.
- Target reader is the user who checks the original hardware board design.
- Usually this page is needed after finishing PCB board design & before sending CAD data to PCB manufacturer.
Check whether all the VSS, CVDD, DVDD correctly hooked up?[edit]
ZKB |
PTP | |||||
CVDD(RVDD) |
DVDD |
GND |
CVDD(RVDD) |
DVDD |
GND | |
1.2V |
3.3V |
0V |
1.2V |
3.3V |
0V | |
F6,G6, G7, G10, G11, H6, H7, H10, H11, H12, J6, J7, J10, J11, J12, K6, K7, K10, K11,L6 |
B16, E5, E8, E9, E12, F5, F11, F12, G5, G12, K5, K12, L5, L11, L12, M5, M8, M9, M12, R1, R16 |
DSP Only Device |
DSP + ARM Device |
|||
A1, A2, A3,A15, A16,B2, B3, E6, E7, E10, E11, F8, F9, F10, G8, G9, H8, H9, J8, J9, K8, K9, L7, L8, L9, L10, M6, M7, M10, M11, T1, T2, T15, T16 |
A1, A2, A15, A16, B2, E6, E7, E10, E11, F8, F9, F10, G8, G9, H8, H9, J8, J9, K8, K9, L7, L8, L9, L10, M6, M7, M10, M11, T1, T2, T15, T16 |
10, 20, 28, 38, 50, 56, 61, 69, 77, 93, 104, 114, 147, 154, 161, 167, 67, 159 |
5, 15, 24, 33, 43, 47, 53, 58, 65, 71, 75, 81, 87, 90, 99, 109, 119, 128, 151, 158, 164, 172, |
177 (Thermal Pad) |
[edit]
PLL0 pins, which are needed filtered supply[edit]
PLL0_VDDA | PLL0_VSSA | ||
1.2V Filtered | 0V Filtered | ||
PTP | ZKB | PTP | ZKB |
141 | D1 | 142 | E1 |
Please refer below figure,
RTC CVDD[edit]
Even when RTC is not used, please tie the RTC_CVDD pin to 1.2V, and of course RTC_Vss to GND.
RTC_CVDD (1.2V) ( isolated from rest of chip CVDD) |
RTC_VSS (GND) Oscillator ground (for filter) | ||
PTP | ZKB | PTP | ZKB |
149 | G1 | None | G2 |
Check Reserved pins?[edit]
PTP |
ZKB |
|||
RSV1 |
None |
F7 |
OPEN | |
RSV2 |
133 |
B1 |
CVDD(1.2V) | |
NC | 139 | H4 |
OPEN | |
NC | 136 | F3 |
OPEN | |
DSP Only Device |
DSP +ARM Devoce |
|||
NC | None | C1 | None |
Open |
NC | None | C2 | None |
Open |
[edit]
PTP |
ZKB |
|||
TMS |
152 |
J1 |
Connect to 14pin JTAG Connectors | |
TDI |
153 |
J2 |
Connect to 14pin JTAG Connectors | |
TDO |
156 |
J3 |
Connect to 14pin JTAG Connectors | |
TCK |
155 |
H3 |
Connect to 14pin JTAG Connectors | |
TRST |
150 |
J4 |
Connect to 14pin JTAG Connectors with pull down via 4.7K ohm | |
EMU[0] |
None |
J5 |
Connect to 14pin JTAG Connectors with pull Up via 4.7K ohm | |
DSP Only Device |
DSP+ARM Device |
|||
None |
RTCK |
157 |
K1 |
Connect to 14pin JTAG Connectors |
If the information about JTAG Connectors is needed please refer the JTAG Connectors
Check Unused Pins ?[edit]
USB unused pins[edit]
PTP |
ZKB |
USB0: no use USB1: no use |
USB0: Use USB1: No use | ||
USB0_DM |
138 |
G4 |
Open |
Use Properly | |
USB0_DP |
137 |
F4 |
Open |
Use Properly | |
USB0_VDDA33 |
140 |
H5 |
Open |
3.3V | |
USB0_VDDA18 |
135 |
E3 |
Open |
1.8V | |
USB0_ID |
None |
D2 |
Open |
Use Properly | |
USB0_VBUS |
None |
D3 |
Open |
Use Properly | |
USB0_DRVVBUS/GP4[15] |
none |
E4 |
Open/GPIO |
Use properly | |
USB0_VDDA12 (Output Pin!) |
134 |
C3 |
Open |
GND via 0.22-uF | |
DSP Only Device |
DSP+ ARM Device |
||||
USB1_DM |
None |
None | B3 |
Open |
GND |
USB1_DP |
None |
None | A3 |
Open |
GND |
USB1_VDDA33 |
None |
None | C1 |
Open |
Open |
USB1_VDDA18 |
None |
None | C2 |
Open |
Open |
AHCLKX0/AHCLKX2/USB_REFCLKIN/GP2[11] |
125 |
B5 |
Open
|
Use Properly |
RTC unused pins[edit]
When RTC is not used, please tie the RTC_XI pin to GND. Do not leave as floating.
RTC_XO should be opened.
RTC_XI (tie to GND) |
RTC_XO(Open) | |||
PTP | ZKB |
PTP | ZKB | |
148 | H1 |
None |
H2 |
[edit]
OSCIN is a 1.2V input. So please make sure that the signal driving it stays between CVDD and VSS. This pin will not tolerate 3.3V
Check Reset Related pins[edit]
PTP | ZKB | ||
_RESET | 146 | G3 | Device Reset Input |
AMUTE0/_RESETOUT | None | L4 | Reset output (Open Drain, when _RESETOUT) |
Check the others, based on the above information ?[edit]
Click & see each linked page information.