NOTICE: The Processors Wiki will End-of-Life on January 15, 2021. It is recommended to download any files or other content you may need that are hosted on processors.wiki.ti.com. The site is now set to read only.
AM35x : Errata
Content is no longer maintained and is being kept for reference only!
Updated GettingStartedGuide for PSP 03.00.00.02
Contents
Shiva Beta Application Board limitation/modification Nov 20, 2009[edit]
Current Limitation[edit]
- All data captured through TVP5146 signal path has a greenish tint for low to mid luminance levels due to a CbCr offset. CbCr offset is caused by ALAW compression of TVP5146 10 bit output into 8 bits prior to frame buffer.
Shiva Beta Application Board Hardware Modification (to change CCDC D0 -> D9 bit mapping)[edit]
- 8 MSBs of TVP5146 output should be mapped to 8LSBs of Shiva (AM3505/35017) CCDC/Camera interface since data formatter/lane shifter was removed from device hardware.
- Remove R48, R49, R232, and R233 and map U8 outputs D9:D2 to D7:D0 through 22 ohm series termination resistors (dropping off 2 LSBs of TVP5146 output)
- Connect U8 pin 13 -> pin 1 R232 or pin 4 R230
- Connect U8 pin 14 -> pin 2 R232 or pin 3 R230
- Connect U8 pin 2 -> pin 3 R232 or pin 2 R230
- Connect U8 pin 3 -> pin 4 R232 or pin 1 R230
- Connect U8 pin 5 -> pin 1 R233 or pin 4 R231
- Connect U8 pin 6 -> pin 2 R233 or pin 3 R231
- Connect U8 pin 8 -> pin 3 R233 or pn 2 R231
- Connect U8 pin 9 -> pin 4 R233 or pin 1 R231
- Remove R48, R49, R232, and R233 and map U8 outputs D9:D2 to D7:D0 through 22 ohm series termination resistors (dropping off 2 LSBs of TVP5146 output)
Shiva VPFE Register Setting Changes[edit]
- Change ALAW Configuration Register, 0x5C06004C bit 3, to 0 (disabled)
- Change CCD Configuration Register, 0x5C060054 bit 5, from 1 (10 bit) to 0 (8 bit)
- SYN_MODE Register, 0x5C060008 bit 11, should be set to 1 (Pack 8 mode)
Additional AM35x EVM Errata Information[edit]
- Please refer to LogicPD Website