NOTICE: The Processors Wiki will End-of-Life on January 15, 2021. It is recommended to download any files or other content you may need that are hosted on processors.wiki.ti.com. The site is now set to read only.
Talk:NAND ECC Generation for DaVinci Family of Devices
For technical support please post your questions at http://e2e.ti.com. Please post only comments about the article NAND ECC Generation for DaVinci Family of Devices here.
"The 4-bit ECC can correct up to four byte errors in a 512-byte read operation. This means that more than four bit errors can be corrected, as long as all of the bit errors are confined to four or less distinct bytes."
How can 4 or less bit errors be spread out over _more_ than 4 bytes? Why can't we just say 4 bit errors and leave it at that. If there is a distinction here it is lost on me. -- Bill
- It's up to four BYTE errors - you can have more than 4 bit errors so long as they're contained within max 4 bytes. Jon Povey 02:31, 3 May 2010 (UTC)
