NOTICE: The Processors Wiki will End-of-Life on January 15, 2021. It is recommended to download any files or other content you may need that are hosted on processors.wiki.ti.com. The site is now set to read only.
Talk:McBSP Channel Swapping
For technical support please post your questions at http://e2e.ti.com. Please post only comments about the article McBSP Channel Swapping here.
This is also one of the reason for MCBSP channel swapping >
> External clock given to the MCBSP input CLK pin has rise and fall time exceeds MCBSP input rise/fall time specification. This will cause false triggering. Say for example, looking at datasheet of TMS320VC5501/02 datasheet for the MCBSP timing it specifies 5ns maximum rise/fall time allowed and if the input clock (during external clocking) exceeds this limit (e.g. 9ns) it will create problem of multiple triggering on input clock and can cause channel swapping issue.
--PrakashKamliya 05:32, 16 March 2010 (CDT)