NOTICE: The Processors Wiki will End-of-Life on January 15, 2021. It is recommended to download any files or other content you may need that are hosted on processors.wiki.ti.com. The site is now set to read only.

GSG:CCSv5.0 Connecting to slave cores in SoC devices

From Texas Instruments Wiki
Jump to: navigation, search

IMPORTANT! This Getting Started Guide was designed to be used only with Code Composer Studio 5.0.x and pre-releases of 5.1.x.
Connecting to slave cores in SoC devices



Introduction[edit]

Most of the devices have a single core. However, in SoC devices usually one of the cores is the master (usually an ARM) and controls one or more additional cores (the slaves). In these cases it is impossible to load and debug code in the slave cores without previous intervention from the master core, which is not only responsible for releasing the slave cores from reset but can also initialize PLLs and external memory interfaces (EMIF).

This page shows how to properly connect and debug code in SoC devices.


Connecting to slave cores in SoC devices[edit]

1. Create the target configuration normally using the editor (check the section GSG:CCSv5.0_Debugging_projects). Make sure the correct GEL files are added (GSG:CCSv5.0_Adding_GEL_files_to_a_target_configuration).

Tip: in this particular case it is usually easier to find the target configuration if it is saved to a shared location instead of inside a project, but both methods work.


2. Open the target configurations view: go to menu View --> Target Configurations.


3. Right-click on the desired target and select Launch Selected Configuration.

Fig. 3 - Launching a system configuration


4. Once the debugger is launched, right-click on the master core and select Connect Target.

Fig. 4 - Connecting to the master core


5. Go to menu Scripts and select the correct slave core startup GEL script. The exact name varies between devices, but for OMAPL138 it is named DSP wakeup, for OMAP3 it is IVA22_GEM_startup, etc.

Note: some ARM GEL configurations of CCSv5 already enable the DSP at connect time, thus not requiring this step.
Fig. 5 - Releasing the slave core from reset


6. Right-click on the slave core and select Connect Target.


7. Load the program to the target by going to menu Target --> Load Program...

NOTE: [CCS v5.0.1] Load the program to the target by going to menu Run --> Load --> Load Program...

Additional Topics[edit]

Now that you have finished learning about Connecting to slave cores in SoC devices, you can check other Advanced Topics of the CCSv5 Getting Started Guide.


E2e.jpg {{
  1. switchcategory:MultiCore=
  • For technical support on MultiCore devices, please post your questions in the C6000 MultiCore Forum
  • For questions related to the BIOS MultiCore SDK (MCSDK), please use the BIOS Forum

Please post only comments related to the article GSG:CCSv5.0 Connecting to slave cores in SoC devices here.

Keystone=
  • For technical support on MultiCore devices, please post your questions in the C6000 MultiCore Forum
  • For questions related to the BIOS MultiCore SDK (MCSDK), please use the BIOS Forum

Please post only comments related to the article GSG:CCSv5.0 Connecting to slave cores in SoC devices here.

C2000=For technical support on the C2000 please post your questions on The C2000 Forum. Please post only comments about the article GSG:CCSv5.0 Connecting to slave cores in SoC devices here. DaVinci=For technical support on DaVincoplease post your questions on The DaVinci Forum. Please post only comments about the article GSG:CCSv5.0 Connecting to slave cores in SoC devices here. MSP430=For technical support on MSP430 please post your questions on The MSP430 Forum. Please post only comments about the article GSG:CCSv5.0 Connecting to slave cores in SoC devices here. OMAP35x=For technical support on OMAP please post your questions on The OMAP Forum. Please post only comments about the article GSG:CCSv5.0 Connecting to slave cores in SoC devices here. OMAPL1=For technical support on OMAP please post your questions on The OMAP Forum. Please post only comments about the article GSG:CCSv5.0 Connecting to slave cores in SoC devices here. MAVRK=For technical support on MAVRK please post your questions on The MAVRK Toolbox Forum. Please post only comments about the article GSG:CCSv5.0 Connecting to slave cores in SoC devices here. For technical support please post your questions at http://e2e.ti.com. Please post only comments about the article GSG:CCSv5.0 Connecting to slave cores in SoC devices here.

}}

Hyperlink blue.png Links

Amplifiers & Linear
Audio
Broadband RF/IF & Digital Radio
Clocks & Timers
Data Converters

DLP & MEMS
High-Reliability
Interface
Logic
Power Management

Processors

Switches & Multiplexers
Temperature Sensors & Control ICs
Wireless Connectivity